



A Carrier based PWM Inverter for Photovoltaic Power Generation System

V.Kamaldas¹, R.Balamurugan²

PG Student [PED], Dept. of EEE, K.S.Rangasamy College of Technology, Namakkal, Tamilnadu, India ¹

Associate Professor, Dept. of EEE, K.S.Rangasamy College of Technology, Namakkal, Tamilnadu, India ²

ABSTRACT: Multilevel inverter is one of the most recent and popular type of inverter finds its applications in the system based on renewable energy. This paper describes a new Single-phase seven level inverter topology for solar photovoltaic (PV) system using a carrier based PWM control scheme. This new topology has reduced number of switches for an increased number of levels when compared to conventional seven-level multilevel inverter. Here CPWM switching scheme is used to control the switches in this multilevel inverter and this inverter is fed from a solar PV. In this proposed topology, six power electronic switches are used for a seven-level inverter. By using this inverter topology, the harmonics is reduced and efficiency is enhanced significantly. Simulation work is done using the MATLAB/SIMULINK software which validates the proposed method and finally Total Harmonic Distortion is analyzed.

KEYWORDS: Multilevel Inverter, Photovoltaic (PV) system, Pulse Width-Modulation (PWM), Total Harmonic Distortion (THD).

I.INTRODUCTION

In recent years, solar-energy power-generation systems have increased significantly their capacity. Nowadays Photovoltaic growth is gradually increased in India. Multilevel inverters are mainly utilized to synthesis a desired single or three phase voltage waveform. The desired multi-staircase output voltage is obtained by combining several dc voltage sources. Solar cells, fuel cells, batteries and ultra-capacitors are the most common independent sources used. One important application of multilevel converters is focused on medium- and high-power conversion. Nowadays, there exist three commercial topologies of multilevel voltage-source inverters: Neutral Point Clamped (NPC), Cascaded H-Bridge (CHB), and Flying Capacitors (FCs). Among these inverter topologies, cascaded H-bridge inverter reaches the elevated output voltage & power levels and the higher reliability due to its modular topology.

Diode-clamped multilevel inverters are complicates the design and raises reliability and cost concern. They are also utilized in oil mills, metal works places, power generations, mining process and chemical industry. They have been reported to be used in a back-to-back configuration for regenerative applications. Flying capacitor multilevel converters have been used in high-bandwidth high-switching frequency applications [5]. Finally, cascaded H-bridge multilevel inverter has been used for both high power and medium power application. Furthermore, one of the growing applications of cascade H-bridge multilevel inverter is used in Uninterruptible Power Supplies (UPS) and PV [3]. For increasing voltage levels the number of switches also will increase in number. Hence the voltage stresses and switching losses will increase and the circuit was becomes complex. By using the proposed topology number of switches will reduce significantly and hence the efficiency will improve.

In high power applications, the harmonic content of the output waveforms has to be reduced as much as possible in order to avoid distortion in the load and to reach the maximum energy efficiency. The challenge associated with techniques is to obtain the analytical solutions of the non-linear transcendental equations that contain trigonometric terms which naturally exhibit multiple sets of solutions. Generally the lower order harmonics are causing more effects when compared to the higher order harmonics. It is very big challenges for all researchers to eliminate the lower order harmonics using PWM techniques [4]-[8].

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

Traditional three level inverters are investigated with the harmonic analysis and cascaded H-bridge seven-level inverter is modelled and harmonic analysis is carried out. Finally the proposed topology is presented with the implementation of PWM. The THD values for the Conventional and Proposed inverters were analysed [4].

II.H-BRIDGE MULTILEVEL INVERTER

The traditional two or three levels inverter does not completely eliminate the unwanted harmonics in the output waveform. Therefore, using the multilevel inverter as an alternative to traditional PWM inverters is investigated [2],[7].

In this topology the number of phase voltage levels at the converter terminals is $2N+1$, where N is the number of cells or dc link voltages. In this topology, each cell is separate by individual dc link capacitor and the cells across the capacitor might have different voltage drops. Therefore it requires one dc voltage source for each power circuit. The number of dc link capacitors is proportional to the number of phase voltage levels. Each H-bridge cell might have positive, negative or zero voltage. Final output voltage is the sum of all H-bridge cell voltages and is symmetric with respect to neutral point, so the number of voltage levels is odd.

Cascaded H-bridge multilevel inverters typically use IGBT switches [2]. These switches have low block voltage and high switching frequency.

Consider the seven-level inverter: It requires 12 IGBT switches and three dc sources. The power circuit of inverter is shown in the Fig.1. A cascaded H-bridges multilevel inverter is simply a series connection of multiple H-bridge inverters. Every H-bridge inverter has the same configuration as a typical single-phase full-bridge inverter.




Fig. 1. Conventional cascaded H-bridge

The cascaded H-bridges multilevel inverter introduces the idea of using Separate DC Sources (SDCSs) to produce an AC voltage waveform. All H-bridge inverter is connected to its own DC source V_{dc} [7]. AC voltage waveform is obtained by cascading the each H-bridge inverter.

Each H-bridge inverter can create three different voltages: $+V_{dc}$, 0 and $-V_{dc}$.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Fig. 2. Output Voltage of cascaded H-bridge seven level inverter

It is also possible to be modularized circuit layout and packaging because each level has the same structure, and does not have extra clamping diodes or voltage matching capacitors. The number of switches is reduced using the modified H-bridge inverter topology.

III. PROPOSED NOVEL TOPOLOGY

The main objective is to produce the quality output voltage of the multilevel inverter with reduced number of switches. An important issue in multilevel inverter design is that the voltage waveform is near sinusoidal and the lower order harmonics are eliminated [3],[8].




Fig. 3. Proposed Power circuit for 7-level output

A key concern in the fundamental switching scheme is to determine the switching angles in order to produce the fundamental voltage without generating specific lower order harmonics.

There are seven modes of switching operation for the 7-level multilevel inverter. These modes are shown as in below table-I.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

TABLE I
SEVEN-LEVEL OUTPUT VOLTAGE ACCORDING TO SWITCHES ON-OFF CONDITION

Ourput Voltage	S1	S2	S3	S4	S5	S6
V_{dc}	ON	OFF	OFF	ON	OFF	OFF
$2V_{dc}/3$	OFF	OFF	OFF	ON	ON	OFF
$V_{dc}/3$	OFF	OFF	OFF	ON	OFF	ON
0	OFF	OFF	ON	ON	OFF	OFF
$V_{dc}/3$	OFF	ON	OFF	OFF	ON	OFF
$2V_{dc}/3$	OFF	ON	OFF	OFF	OFF	ON
V_{dc}	OFF	ON	ON	OFF	OFF	OFF

The proposed topology has the advantage of the reduced number of power switching devices, but on the outlay of the high rating of the main six switches. Hence, it is recommended for medium power applications.




Fig. 4. Waveforms for proposed seven-level inverter

From the Fig. 4 switching pattern for the various switches are explained. In this paper fundamental frequency switching scheme is employed which reduces the switching losses. Because switching frequency is less in this method when compared to the other devices. Switching losses are directly proportional to the switching frequency.




Fig. 5. Switching pattern for single-phase seven-level inverter

IV.PWM MODULATION

A novel PWM modulation technique was introduced to generate the PWM switching signals. Three reference signals (V_{ref1} , V_{ref2} , and V_{ref3}) were compared with a carrier signal ($V_{carrier}$), so it called Carrier based Pulse Width Modulation (CPWM). The reference signals had the same frequency and amplitude and were in phase with an offset value that was equivalent to the amplitude of the carrier signal. The reference signals were each matched with the carrier signal. If V_{ref1} had overdone the peak amplitude of $V_{carrier}$, V_{ref2} was compared by $V_{carrier}$ until it had exceeded the peak amplitude of $V_{carrier}$. Formerly, V_{ref3} would take charge and would be compared with $V_{carrier}$ until it reach zero.

Once V_{ref3} had reaches zero, V_{ref2} would be compared until it reached zero. Then, V_{ref1} would be compared with $V_{carrier}$. Fig. 5 shows the resulting switching pattern. Controls $S1$, $S3$, $S5$, and $S6$ would be switching at the rate of the carrier signal frequency, however $S2$ and $S4$ would function at a frequency that was equivalent to the fundamental frequency [6],[1]. For one cycle of the fundamental frequency, the proposed inverter runs over six modes. Fig. 6 shows the per unit output-voltage signal for one cycle.

The six pulses of modes are described as follows:

$$\text{Mode 1 : } 0 < \omega t < \theta_1 \text{ and } \theta_4 < \omega t < \pi$$

$$\text{Mode 2 : } \theta_1 < \omega t < \theta_2 \text{ and } \theta_3 < \omega t < \theta_4$$

$$\text{Mode 3 : } \theta_2 < \omega t < \theta_3$$

$$\text{Mode 4 : } \pi < \omega t < \theta_5 \text{ and } \theta_8 < \omega t < 2\pi$$

$$\text{Mode 5 : } \theta_5 < \omega t < \theta_6 \text{ and } \theta_7 < \omega t < \theta_8$$

$$\text{Mode 6 : } \theta_6 < \omega t < \theta_7.$$

(1)

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Fig. 6. Seven-level output voltage (V_{ab}) and switching angles.

The phase angle depends on modulation index M_e . Theoretically, for a single reference signal and a single carrier signal, the modulation index is defined as

$$M_e = \frac{A_m}{A_c} \quad (2)$$

While for a single-reference signal and a three carrier signal, the modulation index is defined as

$$M_e = \frac{A_m}{2A_c} \quad (3)$$

Since the proposed seven-level inverter utilizes PWM switching of three carrier signals, the modulation index is well-defined as

$$M_e = \frac{A_m}{3A_c} \quad (4)$$

Where A_c is the peak-to-peak value of the carrier signal and A_m is the peak value of the voltage reference signal V_{ref} . When the modulation index is lesser than 0.33, the phase angle displacement is

$$\theta_1 = \theta_2 = \theta_3 = \theta_4 = \pi/2 \quad (5)$$

$$\theta_5 = \theta_6 = \theta_7 = \theta_8 = 3\pi/2 \quad (6)$$

On the other hand, when the modulation index is higher than 0.33 and lesser than 0.66, the phase angle displacement is determined by

$$\theta_1 = \sin^{-1} (A_c/A_m) \quad (7)$$

$$\theta_2 = \theta_3 = \pi/2 \quad (8)$$

$$\theta_4 = \pi - \theta_1 \quad (9)$$

$$\theta_5 = \pi + \theta_1 \quad (10)$$

$$\theta_6 = \theta_7 = 3\pi/2 \quad (11)$$

$$\theta_8 = 2\pi - \theta_1 \quad (12)$$

If the modulation index is other than 0.66, the phase angle displacement is determined by

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

$$\theta_1 = \sin^{-1} (Ac/Am) \quad (13)$$

$$\theta_2 = \sin^{-1} (2Ac/Am) \quad (14)$$

$$\theta_3 = \pi - \theta_2 \quad (15)$$

$$\theta_4 = \pi - \theta_1 \quad (16)$$

$$\theta_5 = \pi + \theta_1 \quad (17)$$

$$\theta_6 = \pi + \theta_2 \quad (18)$$

$$\theta_7 = 2\pi - \theta_2 \quad (19)$$

$$\theta_8 = 2\pi - \theta_1 \quad (20)$$

For M_e that is equal to, or less than 0.33, simply the lower reference wave (V_{ref3}) is compared with the triangular carrier signal. The inverter's performance is similar to that of a conventional full-bridge three-level PWM inverter. However, if M_e is more than 0.33 and less than 0.66, individual V_{ref2} and V_{ref3} reference signals are compared with the triangular carrier wave. The modulation index is fixed to be more than 0.66 for seven-level of output voltage to be created. Three reference signals have to be matched with the triangular carrier signal to produce switching signals for the switches.

V. SIMULATION

The MATLAB simulation circuit was developed for the conventional seven-level and proposed inverter with PWM implementation.

A. Simulation of Conventional Seven Level Inverter

This circuit consists of 12 IGBT switches with 3 equal dc sources. The gate pulses are generated by using the pulse generator.




Fig. 7. Simulation Model for conventional seven-level Inverter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Fig. 8. Harmonic spectrum of Output voltage of seven-level H-bridge inverter

From the harmonic analysis of seven level output voltage of the 12 switch H-bridge inverter, the THD value is obtained as 34.43%.

B.Simulation of the Proposed PV model

The simulation model of a PV cell is shown Fig. 9. It consists of an ideal current source and temperature source are connected to PV array block. The current sources represent the current generated by photons and its output is constant under constant temperature and constant incident radiation of light.

There are two key parameters temperature and current source frequently used to characterize a PV cell.




Fig. 9. Simulation for proposed PV model

C.Simulation of the Proposed Boost Converter

The simulation model of a boost converter is shown Fig. 10. Its output voltage is higher than the input voltage. Whenever the IGBT is turned on energy is stored on the boost inductor. When the IGBT is turned off the voltage across the inductor reverses and adds to the input voltage to charge the output capacitor.




Fig. 10. Simulation Model of Boost Converter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

During the time switch is closed, the inductor current increases linearly. When the switch is open, the inductor current decreases linearly and reaches to its minimum level. PV output is connected to the boost converter.

D.Simulation of the Proposed Inverter Topology

The Simulink model diagram for the proposed circuit is shown in Fig. 11. It recounts the development of a novel modified H-bridge single-phase multilevel inverter that has two diode embedded bidirectional switches and a novel Carrier based pulse width modulated (CPWM) technique. The topology was applied to a commercial load connected photovoltaic system. It has only six switches and also to reduce THD in the inverter output. Its THD value is obtained as 22.85%, which is the best among convention method inverter. This proposed harmonic shows that improvement of quality in inverter output voltage.




Fig. 11. Simulation model for Proposed Inverter




Fig. 12. Seven-level output voltage of proposed Inverter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

From the Fig.12 it is clear that seven-level or three stepped waveform is obtained. Then harmonic analysis is carried out with the resistive load.




Fig. 13. Harmonic spectrum of output voltage of the proposed inverter

The Simulink model diagram of the proposed inverter THD analysis is shown in Fig. 13. Its THD value is obtained as 22.85%, which is the best among convention method inverter. This proposed harmonic shows that improvement of quality in inverter output voltage.

VI.CONCLUSION

This paper proposed a single-phase multilevel cascaded H-bridge inverter for PV Sources. It utilizes three reference signals and a carrier signal to generate CPWM switching. The circuit topology and operational principle of the proposed inverter were analyzed in detail. Its performance satisfies the demand of flexible and accurate electric power generation. Due to its modularity, the proposed system can be improved by increasing the number of levels was reduced its THD. Simulation results indicate that the THD of the seven-level inverter is much lesser than that of the conventional seven-level inverter. Furthermore based on these results, it is expected that MLIs for PV systems will become an effectively implemented for commercial application shortly.

REFERENCES

- [1] Nandor Bodo, Emil Levi and Martin Jones "Investigation of Carrier-Based PWM Techniques for a Five-Phase Open-End Winding Drive Topology" IEEE Trans. Ind. Electron., vol. 60, no.5, pp.2054-2065, Mar 2013.
- [2] Nasrudin Abd. Rahim, Mohamad Fathi Mohamad Elias and Wooi Ping Hew "Transistor-Clamped H-Bridge Based Cascaded Multilevel Inverter With New Method of Capacitor Voltage Balancing" IEEE Trans. Ind. Electron., vol. 60, no. 8, pp. 2934-2956, Aug 2013.
- [3] Abdalla, J. Corda, and L. Zhang "Multilevel DC-Link Inverter and Control Algorithm to Overcome the PV Partial Shading" IEEE Trans. Power Electron., vol. 28, no. 1, pp. 14-18, Jan 2013.
- [4] Dragutin J. Kostic, Zoran Z. Avramovic and Ninoslav T. Ciric "A New Approach to Theoretical Analysis of Harmonic Content of PWM Waveforms of Single- and Multiple-Frequency Modulators" IEEE Trans. Power Electron., vol. 28, no. 10, pp.4557-4567, Oct 2013.
- [5] Ke Ma and Frede Blaabjerg "Modulation Methods for Neutral-Point-Clamped Wind Power Converter Achieving Loss and Thermal Redistribution Under Low-Voltage Ride-Through" IEEE Trans. Ind. Electron., vol. 61, no. 2, pp.835-845, Feb 2014.
- [6] Salvador Alepuz, Sergio Busquets-Monge, Josep Bordonau, Juan A. Martínez-Velasco, César A. Silva, Jorge Pontt and José Rodríguez "Control Strategies Based on Symmetrical Components for Grid-Connected Converters Under Voltage Dips" IEEE Trans. Ind. Electron., vol. 56, no. 6, pp.2162-2173, Jun 2009.
- [7] Elena Villanueva, Pablo Correa, José Rodríguez and Mario Pacas "Control of a Single-Phase Cascaded H-Bridge Multilevel Inverter for Grid-Connected Photovoltaic Systems" IEEE Trans. Ind. Electron., vol. 56, no. 11, pp.4399-4406, Nov 2009.
- [8] Chih-Chiang Hua, Chun-Wei Wu and Chih-Wei Chuang "A Digital Predictive Current Control With Improved Sampled Inductor Current for Cascaded Inverters" IEEE Trans. Ind. Electron., vol. 56, no. 5, pp.1718-1726, May 2009.
- [9] Carlo Cecati, Fabrizio Ciancetta and Pierluigi Siano "A Multilevel Inverter for Photovoltaic Systems With Fuzzy Logic Control" IEEE Trans. Ind. Electron., vol. 57, no. 12, pp.4115-4125, Dec 2010.
- [10] Jeyraj Selvaraj and Nasrudin A. Rahim "Multilevel Inverter For Grid-Connected PV System Employing Digital PI Controller" IEEE Trans. Ind. Electron., vol. 56, no. 1, Jan 2009.



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

BIOGRAPHY



V.Kamaldas received his B.E degree in Electrical and Electronics Engineering from Anna University Chennai, in 2012 and he pursuing his post graduate studies in Power Electronics and drives, in the department of Electrical and Electronics Engineering, K.S.Rangasamy College of Technology, Tiruchengode, Tamilnadu, India.



R. Balamurugan received his B.E degree in Electrical and Electronics Engineering from Anna University Chennai, in 2005 and he pursued his post graduate studies in Power Electronics and drives from Anna University Chennai in 2007. He completed his PhD in the area of power electronics from Anna University Chennai, in the year of 2012. He is presently working as Associate professor in the department of Electrical and Electronics Engineering, K.S.Rangasamy College of Technology, Tiruchengode. He has published 22 papers in the International Journals/ Conferences. He is a life member of Indian Society for Technical Education (ISTE), New Delhi. His current interests include Power Electronics, Soft switching,

Power Quality, Intelligent Control and PFC converters.