



# **Design and Simulation of FPGA Based Digitally Controlled Full Bridge DC-DC Converter**

Nisarg Shah<sup>1</sup>, Bijeev N.V.<sup>2</sup>, Vasant Jani<sup>3</sup>, V.K. Jain<sup>4</sup>

M.Tech Student, ECE Engg., Dept. of Electrical Engg., Nirma Univesity, Ahmedabad, Gujarat, India<sup>1</sup>

Scientist /Engg. - SF, ETAD Division, Space Application Center (SAC) - ISRO, Ahmedabad, Gujarat, India<sup>2</sup>

Senior Technical Assi., ETAD Division, Space Application Center (SAC) - ISRO, Ahmedabad, Gujarat, India<sup>3</sup>

Scientist /Engg. - G, Head ETAD Division, Space Application Center (SAC) - ISRO, Ahmedabad, Gujarat, India<sup>4</sup>

**ABSTRACT:** This paper explains Field-programmable gate array (FPGA) based digital control of DC-DC phase shifted full bridge converter operating at very high switching frequency. To achieve required high switching frequency, theoretically very high clock frequency is needed but how to achieve with less clock frequency has been shown here. The implementation in FPGA includes control algorithm and hybrid Digital Pulse Width Modulator (DPWM). Microsemi's Proasic3E FPGA is used for implementation with 32 MHz clock frequency to achieve required 1 MHz switching frequency.

**KEYWORDS:** Field-programmable gate array (FPGA), Digital Pulse Width Modulator (DPWM), Sigma-Delta ( $\Sigma - \Delta$ ) modulator.

## **I. INTRODUCTION**

Digital control of Switch-mode power supplies (SMPS) operating at high frequency are very useful and attractive because of significant improvement in power supply circuit characteristic. The advantages of using digital control includes low influences of external variation at input, realization using very few external passive components, handling of design tool is easy and so fast implementation is possible, control and power management techniques are advanced but is simple to understand, programmability, easy to change design without actual hardware being changed, ease of integration with digital system. The conventional analog control used in such case offers dynamic response which depends on the operating point and typically, SMPS feedback loops are designed which works on linear small-signal models to get desired performance at the nominal operating point [1] but with this flow we have to initially design the flow of an analog controller for dc–dc power converter and that usually requires knowledge of its control-to output transfer function, in order to achieve proper stability margins and dynamic closed-loop performances [2]. Also with this flow the behavior of passive and active component under different condition such as temperature variation, component tolerance variation, frequency of operation has to be taken into consideration.

To overcome with the disadvantage of the analog control flow, the recent methodology become attractive in all the types of field is digital control. Because of the large number of advantages including low sensitiveness to the variation in the input, ease of use i.e digital design tool comes with simple operation, advanced control strategy and the most important is re-programmability to check behavior at different input-output task without being changed the actual hardware [3], digital controller has become an attractive candidate for high-frequency dc–dc converters [4]. Also because of the large advantages it is possible to consider different design and verification tool for different design which leads to improve the performance of closed- loop response for dynamic operation, reduce the design time and so the improved robustness of SMPS [1] which again can be helpful to use as high-performance SMPS in portable electronic applications [4], where the most common demand is to miniaturize the system and for that the reduction in size of component is achieved with high switching frequency [3].

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

The present implementation in this field is using the PI compensator for the phase shifted full bridge converter topology which is shown in [16]. Also here the development is done using the DSP development board for the different load configuration. The implementation for the forward DC-DC Converter is done using the different method of generating the PWM pulses in [3] with the FPGA based implementation.

There are various ways by which we can do the digital controlled operation such as using Microcontroller, DSP, ASIC, FPGA etc. Keeping in mind the advantages and disadvantages of available choices, the method to be selected as a final selection in such a way that it gives more appropriate and desired result for the application where we intended to apply that. Out of the above mentioned choices, the Field-Programmable-Gate- Array (FPGA) based controllers for high-frequency; digitally controlled SMPS [4] is creating noticeable interest for getting the best appropriate result for the application with the help of more efficient and correct development tools [5]. The FPGA embedded systems development represents a significant technological advantage to migrate from microprocessors, micro-controllers and Digital Signal Processors (DSP), which are more conventionally used in SMPS [5].

FPGAs available to us for any of the applications are of three kinds – SRAM type, Flash type and Antifuse type each with its own associated advantages. Fig. 1 shows a block diagram of FPGA based digitally controlled buck converter with phase shifted full bridge converter topology. The major modules to look inside in the digitally controlled blocks are ADC, Control algorithm and DPWM.




Fig. 1 FPGA based digitally controlled phase shifted full bridge DC-DC converter

In general there are various topologies of buck converter but out of the available topologies this paper focused on phase shifted full bridge converter based DC-DC Converter. The paper is organized as follows. Section II explains operational principle. Section III details the control algorithm. Section IV emphasize on the selection of DPWM architecture. And finally section V shows the main result of this paper.

## II. BASIC PRINCIPLE OF OPERATION

Fig. 1 shows FPGA based digitally controlled buck converter's operational block diagram. The ADC will convert the output voltage of full bridge converter and gives the digitized value after sampling according to ADC selected. This value is then compared with the fixed reference signal and gives error signal as an output. This error signal will be considered as an input to duty command generator block. The control algorithm block is the duty command generator block and it will give the duty command according to the error signal after processing. The DPWM block is the block which gives the required PWM pulse for switching the MOSFET switches. For the full bridge converter, the required 4 PWM pulses are having a kind of nature that switch A and B as well as switch C and D is  $180^\circ$  out of phase, switches A and D as well as switches B and D is of same phase. The DPWM block takes the duty command as an input,

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

generated by control algorithm block and gives the PWM pulses at the switching period required by MOSFET switches.

### III. CONTROL ALGORITHM

In The main function of control algorithm block is to design a compensator which generates the duty command from the error signal. Basically main two types of control are there one is voltage mode and the other is current mode control. Here the voltage mode control has been selected for the forward converter. The type of compensator is three: Type 1, Type 2 and Type 3. Out of the three choices available, Type 3 has been selected and its structure is shown in Fig. 2.




Fig. 2 Structure of Type 3 Compensator

The gain of the type 3 in s domain is [6],

$$Gain = \frac{R_1 + R_3}{R_1 R_3 C_1} \frac{\left( s + \frac{1}{R_2 C_2} \right) \left( s + \frac{1}{(R_1 + R_3) C_3} \right)}{s \left( s + \frac{C_1 + C_2}{R_2 C_1 C_2} \right) \left( s + \frac{1}{R_3 C_3} \right)} \quad (1)$$

This equation in S-Domain has to be converted into discrete domain by means of conventional method available to convert such as Pole zero method, Impulse invariance method. Using matched pole zero method of transformation,  $z = e^{sT}$ , the equation of gain in discrete time is of the form of

$$y(n) = k_1 * y(n - 1) - k_2 * y(n - 2) + k_3 * y(n - 3) + k_4 * x(n - 1) - k_5 * x(n - 2) + k_6 * x(n - 3) \quad (2)$$

Where,  $k_1, k_2, k_3, k_4, k_5, k_6$  are the coefficients,  $y(n)$  is output at  $n^{\text{th}}$  instant, and likewise for  $n - 1, n - 2$  and  $n - 3$ , same way  $x(n - 1)$  is input at  $(n - 1)^{\text{th}}$  instant and likewise for  $n - 2$  and  $n - 3$ . This equation is to be implemented in Verilog language for the FPGA realization.

### IV. DPWM ARCHITECTURE

Spectrum DPWM generates the PWM pulses required to drive the MOSFET switch with the duty command generated by control law at its input. The resolution of DPWM should be at least one bit higher than the resolution of ADC to avoid limit constraint [7]. In general there are various kind of DPWM architecture are available such as hardware architectures: Counter comparator DPWM [8], delay line DPWM [9], segmented delay line DPWM [10], Hybrid DPWM [11], and soft methods: Digital dither DPWM [12], sigma delta DPWM [13] etc.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

Counter comparator are simple to construct but the major problem comes when the resolution of DPWM is increased because the clock frequency of N-bit resolution DPWM at switching frequency  $f_s$  is  $2^N * f_s$ . So if the SMPS switches at high frequencies, then the clock frequency required will be too large which in fact cause the high power consumption. Delay line DPWM and a segmented Delay line have some series of delay cell and that takes the clock frequency as switching frequency but area requirement is increase as the resolution increases. Hybrid DPWM is a combination of counter comparator and delay line DPWM as a compromise of power consumption and area requirement. Digital Dither and sigma delta DPWM are useful when very high resolution is required and as these both are soft methods; there is not a problem of area or power consumption.

The  $\Delta$ - $\Sigma$  DPWM is used to increase the resolution of DPWM without increasing the clock frequency. The Fig. 3 is the general first order  $\Delta$ - $\Sigma$  modulator. The  $\Delta$ - $\Sigma$  operation is based on the well known noise-shaping concept which is used in analog-to-digital and digital-to-analog converters [14], [15]. The  $\Delta$ - $\Sigma$  modulator sometimes also works as error feedback filter for DPWM.




Fig. 3 General first order  $\Delta$ - $\Sigma$  modulator

Although the  $\Delta$ - $\Sigma$  noise-shaping modulator is not new in IC design for ADC, it has not yet been widely used in recent digital PWM control. Till now, two  $\Delta$ - $\Sigma$  DPWM modulators have been proposed in digitally controlled low power high-frequency SMPS [11] with first-order and second-order  $\Delta$ - $\Sigma$  DPWM.

In this paper we have proposed the hybrid DPWM with the combination of the first-order  $\Delta$ - $\Sigma$  DPWM and counter comparator DPWM. The proposed hybrid DPWM architecture is shown in Fig. 4.




Fig. 4 Proposed hybrid DPWM which includes  $\Delta$ - $\Sigma$  modulator based and counter comparator DPWM

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

## V. RESULT

The FPGA used in the prototype is Microsemi's (Actel) ProAsic3E family's A3PE1500. The code is written in one of the HDL language Verilog and simulation software being used is Libero IDE v9.1 software and MATLAB for analog part of compensator design.

The compensator transfer shown in (1) is implemented in MATLAB with the component values as follow:  $R_1 = 4.12 \text{ k}\Omega$ ,  $R_2 = 20.5 \text{ k}\Omega$ ,  $R_3 = 150 \text{ }\Omega$ ,  $C_1 = 0.22 \text{ nF}$ ,  $C_2 = 2.7 \text{ nF}$ ,  $C_3 = 6.8 \text{ nF}$ . With the mentioned component value the bode plot of compensator design in MATLAB is shown in Fig. 5.




Fig. 5 Bode plot of analog and discrete domain Type 3 Compensator

From the fig. 5 it is visible that the compensator analog response is correctly matched with the discrete response of bilinear transformation as compared with the other transformation. The transformation method available to convert from analog to discrete transformation are Pole zero matching, zero-order hold and the bilinear transformation. From [16] it is found that the phase shifted full bridge with digital control simulated for the PI Controller which is replaced here by the Type 3 Compensator in order to achieve phase boost of 180 degree which may be beneficial for the application where the phase boost is required and not the gain modification. After simulation in MATLAB, the discrete transform is available and then we can get it in discrete time domain of the eq

$$y(n) = k_1 * y(n - 1) - k_2 * y(n - 2) + k_3 * y(n - 3) + k_4 * x(n - 1) - k_5 * x(n - 2) + k_6 * x(n - 3) \quad (2)$$

with coefficient value as follows:

$$k_1 = 2.8829, k_2 = 2.76801358, k_3 = 0.88511358, k_4 = 2.9633, k_5 = 5.91119084, k_6 = 2.947908975$$

This equation is implemented with coefficient values as mentioned above in Verilog language.




Fig. 6 FPGA realization with combined compensator and DPWM

Fig. 6 shows the simulation of FPGA realization in Microsemi's ProASIC3E family's A3PE1500 FPGA prototype and the Software used is Libero IDE v9.1 from the FPGA manufacturer. The desired switching frequency of 1 MHz is achieved at the clock frequency of 32 MHz at 11 bit DPWM resolution using hybrid DPWM. To avoid the limit cycle constraint, DPWM resolution is 11 bit because the selected ADC is of 10 bit resolution. Reference voltage is 1 V. In the Fig. 6, SA,SB,SC,SD are the switching PWM pulses to be applied at all four MOSFET switches of phase shifted full bridge converter and the duty cycle is changing with input duty command from compensator.

## VI. CONCLUSION

The PWM pulses of all four MOSFET switches of phase shifted full bridge converter with desired  $f_s$  of 1 MHz is achieved using only 32 MHz  $f_{clk}$  at 11 bit resolution of hybrid DPWM, a combination of  $\Delta-\Sigma$  and counter comparator DPWM and the duty cycle is varying based on duty command.

## ACKNOWLEDGMENT

This paper and related research is supported by the Space application center - Indian space research organization (SAC-ISRO), Gujarat, India. I, Nisarg Shah thankful to all the Employees and persons associated with my division, and Nirma University, Gujarat for giving me an opportunity to work in the India's best research organization.

## REFERENCES

- [1] J. Morroni, R. Zane and D. Maksimovic, "An Online Stability Margin Monitor for Digitally Controlled Switched-Mode Power Supplies", IEEE Transactions on Power Electronics, Vol. 24, No. 11, pp.2639-2648,Nov. 2009.
- [2] S. Saggini, A. Costabeber and P. Mattavelli, "A Simple Digital Autotuning For Analog Controller in SMPS", IEEE Transactions on Power Electronics, Vol. 25, No. 8, pp.2170-2178, Aug. 2010.
- [3] Y. GAO, S. GUO, Y. XU, S. Xuefang LIN and B. ALLARD, "FPGA-Based DPWM for Digitally Controlled High-Frequency DC-DC SMPS", 3rd International Conference on Power Electronics Systems and Applications, 2009
- [4] D. Maksimovic, R. Zane, and R. Erickson, "Impact of digital control in power electronics," in Proc. IEEE Int. Symp. Power Semicond. Devices ICs, pp. 13-22, May 2004.
- [5] B. MacCleery, O. Trescases, M. Mujagic, D. M. Bohls, O. Stepanov and G. Fick, "A New Platform and Methodology for System level design of next generation FPGA based digital SMPS".
- [6] "Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators", Technical brief, Intersil Company, December 2003
- [7] A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," IEEE Trans. Power Electron., vol. 18, no. 1, pt. 2, pp. 301-308, Jan. 2003.
- [8] O. Trescases, G. Wei, W.T. Ng, "A Segmented Digital Pulse Width Modulator with Self-Calibration for Low-Power SMPS", Electronic Devices and Solid-State Circuits, 2005 IEEE Conference on, pp.367-370, 2005.
- [9] B. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital pwm controller ic for dc/dc converters," IEEE Transactions on Power Electronics, vol. 18, no. 1, pp. 438-446, 2003.
- [10] V. Yousefzadeh, T. Takayama, D. Maksimovic, "Hybrid DPWM with Digital Delay-Locked Loop", Computers in Power Electronics, COMPEL '06, IEEE Workshops on, pp. 14-48, 2006.
- [11] Z. Lukic, N.Rahman, A. Prodic, "Multibit  $\Delta-\Sigma$  PWM Digital Controller IC for DC-DC Converters Operating at Switching Frequencies Beyond 10 MHz", IEEE Transactions on Power Electronics, Vol. 22, No.5, pp.1693-1707, Sept. 2007.



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

- [12] A. Syed, E. Ahmen, E. Alarcon, D. Maksimovic, "Digital Pulse-Width Modulator Architectures", 35th Annual IEEE Power Electronics Specialist Conference, Aachen, Germany, pp. 4689-4695, 2004.
- [13] S. Huerta, A. Castro, O. Garcia1, J. Cobos, "FPGA based Digital Pulse Width Modulator with Time Resolution under 2 ns", Applied Power Electronics Conference, APEC 2007 - Twenty Second Annual IEEE, pp.877-881, Feb. 2007.
- [14] R. Schreirar and G. C. Temes, Understanding Delta-Sigma Data Converters. New York: Wiley, 2005.
- [15] D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, pp. 531–571, 1997.
- [16] Jeong-Gyu Lim, Soo-Hyun Lim, Se-Kyo Chung, "Digital Control of phase shifted full bridge PWM converter" ,7<sup>th</sup> International Conference on Power Electronics, Daegu, Korea, pp. 772-777, 2007

## BIOGRAPHY



**Nisarg Shah** received his BE in Electronics and Communication Engineering from Charotar Institute of Technology, Gujarat University, Ahmedabad, Gujarat in 2011. He is pursuing his M.Tech in Communication Engineering from Nirma University, Ahmedabad, Gujarat and doing the project work of thesis at Space Application Centre (SAC) - Indian Space Research Organization (ISRO), Ahmedabad, Gujarat, India.

His area of interest includes Electronics circuit design and its verification at the simulation level as well as board level. Also the upcoming new design technologies in the field of digital such as FPGA based design and Embedded System is also the one which is the area of interest by keeping their functional advantages.



**Vasant Jani** received his Diploma in Electronics and Communication Engineering from N.M Gopani Polytechnique, Ranpur, Technical Education Board, Ahmedabad in 2004. He is currently pursuing his Post Diploma to Degree Course in Electronics and Communication Engineering from L.D. Engineering College, Gujarat Technical University, Ahmedabad and working as Senior Technical Assistant at Space Application Centre (SAC) – Indian Space Research Organization (ISRO), Ahmedabad, Gujarat, India.

His area of interest includes DC-DC converter implementation used particularly in Space, and Electronics circuit design.