



Performance Analysis of Three Phase Voltage Source Inverter Fed Induction Motor Drive with Possible Switching Sequence Execution in SVPWM

S. Manivannan, S. Veerakumar, P. Karuppusamy, A. Nandhakumar

Assistant Professor, Bannari Amman Institute of Technology, Erode, Tamilnadu, India

ABSTRACT: The Space Vector Pulse Width Modulation (SVPWM) Technique has become one of the important PWM techniques for Three Phase Voltage Source Inverter (VSI) for the control of AC Induction Motors and Permanent magnet Synchronous Motors. The study of SVPWM technique reveals that space vector modulation technique utilizes DC bus voltage more efficiently and generates less harmonic distortion when compared to sinusoidal PWM technique. In this paper deals with the study of two-level SVPWM technique in all possible combinations of switching sequences and the performance of three phase induction motor in each switching sequences. Here there are four possible switching sequences are compiled and analyzed the performance of three phase inverter fed induction motor in each switching sequences present in SVPWM. The analysis is made by using MATLAB/SIMULINK software and its performance was analyzed by its various parametric measures. The performance parameters to be considered in all four possible switching sequence presents in SVPWM are DC bus utilization, Total Harmonics Distortion (THD), Switching Stress, Efficiency of the Inverter, Variations in the load voltage and current. The simulation studies reveal that the best switching sequence presents in SVPWM provides better performance to the three phase inverter fed induction motor by various parameter measurements. The simulation results are provided to validate the proposed model approaches.

KEYWORDS: Space vector Pulse width Modulation (SVPWM), Three Phase Inverter, Total Harmonic Distortion (THD), Switching Stress.

I. INTRODUCTION

Three phase voltage source inverters are widely used in variable speed AC motor drive applications since they provide variable voltage and variable frequency output through pulse width modulation control [1] [2]. The most widely used PWM method is the carrier-based sine-triangle PWM method due to simple implementation in both analog and digital realization [2] [3]. However in this method the DC bus utilization is low ($0.5V_{dc}$). This has led to the investigation into other techniques with an objective of improving in the DC bus utilization [1] [3]. The PWM technique termed as Space Vector PWM based on space vector theory was proposed by de Broeck et.al (1988) and Ogasawara et.al (1989) which offers superior performance compared to the carrier –based sine-triangle PWM technique in terms of higher DC bus utilization and better harmonics performance [3]. Further, this technique offers easier digital realization. The research in PWM schemes has intensified in the last few decades. The main aim of any modulation technique is to obtain a variable output with a maximum fundamental component and minimum harmonics [3] [4].

The problem of underutilization of the DC bus voltage led to the development of the Third order harmonic-injection PWM (THIPWM) and Space Vector PWM (SVPWM) [5] [6]. In 1975, Buja developed this improved sinusoidal PWM technique which added a third –order harmonic content in the sinusoidal reference signal leading to a 15.5% increase in the utilization rate of the DC bus voltage. In 1988, Van Der Broeck developed the SVPWM technique which has also increased the



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

utilization of DC bus voltage by 15.5%. Here these two techniques have similar results, but their methods of implementation are completely different [7] [8]. With the development of microprocessors SVPWM has become one of the most important PWM methods for three phase inverter [9] [10] [11]. The maximum peak fundamental magnitude of the SVPWM technique is about 90.6% increase in the maximum voltage compared with conventional sinusoidal modulation [12] [17].

In this paper having some detailed discussion about 2-level SVPWM based three phase voltage source inverter fed induction motor. In all the research papers discussed the performance analysis of three phase voltage source inverter fed induction motor by only one possible switching sequence in 2-level SVPWM. But there are four possible switching sequences are there in 2-level SVPWM. This paper tries to focus on the performance characteristics of three phase voltage source inverter fed induction motor in all four possible switching sequences. The MATLAB/SIMULINK is used to analyze its performance and compared its results. The result parameters are DC bus utilization, efficiency of the inverter, load voltage and load currents.

The paper organized in ten sections. Section II gives small introduction recording SVPWM principles. Section III introduces various steps involved in the switching time calculations. Section IV introduces the first possible switching sequence and its switching time calculation and its output waveforms. Section V introduces the second possible switching sequence and its switching time calculation and its output waveforms. Section VI introduces the third possible switching sequence and its switching time calculation and its output waveforms. Section VII introduces the fourth possible switching sequence and its switching time calculation and its output waveforms. Section VIII shows the comparative results of all the four possible switching sequences. Section IX shows the extension of the proposed scheme to the Z- source and T- source inverters. Section X concludes the paper.

II. SVPWM PRINCIPLE'S

Space Vector Modulation (SVM) was originally developed as a vector approach to pulse width modulation (PWM) for three phase inverter. It is a more sophisticated technique for generating sine wave that provides a higher voltage to the motor with lower harmonic distortion [13]. The main aim of any modulation technique is to obtain variable output having a maximum fundamental component with minimum harmonics. SVPWM method is an advance: computation intensive PWM method and possibly the best techniques for variable frequency drive applications.

The principle of pulse width modulation is explained by using the figure-1[18]. The figure-1 (a) shows a circuit model of a single phase inverter with a center-tapped grounded DC bus. The figure-1 (b) illustrates principles of pulse width modulation.




Figure-1 (a) circuit model of a single phase inverter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014




Figure-1 (b) pulse width modulation

From the figure-1 (b), the inverter output voltage is determined by the following ways.

1. When $V_{control} > V_{triangle}$ means $V_{AO} = V_{DC}/2$
2. When $V_{control} < V_{triangle}$ means $V_{AO} = -V_{DC}/2$

Also the inverter output voltage has the following features.

1. PWM frequency as same as the $V_{triangle}$ frequency.
2. Amplitude is controlled by the peak value of $V_{triangle}$.
3. The fundamental frequency is controlled by the frequency of $V_{control}$.
4. Modulation index (M) is defined as

$$M = \frac{V_{control}}{V_{triangle}}; 0 \leq M \leq 1$$

The circuit model of a typical three phase voltage source inverter is shown in figure-2. S_1 to S_6 are the sin's power switches that shape the output, which are controlled by the switching variables a, a', b, b', c, and c'. When an upper switch (a, b, c) are switched ON ie) a, b and c = 1, the corresponding lower switches (a', b', c') switched OFF myself ie) a', b' and c' = 0. The upper switches and lower switches are complimentary to each other. Therefore the ON and OFF states of the upper and lower switches determines the output voltages [18]. The SVPWM is a different approach from PWM modulation based on space vector representation of the voltage in the α - β plane.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014




Figure-2 Three phase voltage source inverter with a load and neutral point

The space vector concept, which is derived from the rotating field of the induction motor, is used to modulate the inverter output voltage. In the modulation technique the three phase quantities can be transformed into their equivalent two-phase quantity either in synchronously rotating frames or stationary frame. From these two-phase components, the reference vector magnitude can be found and used for modulating the inverter output [6] [13] [16] [19]. The process of obtaining the rotating space vector is explained in the following section. Considering the stationary reference frame, let the three phase sinusoidal voltage component be

$$\begin{aligned} V_a &= V_m \sin \omega t \\ V_b &= V_m \sin(\omega t - 2\pi/3) \\ V_c &= V_m \sin(\omega t - 4\pi/3) \end{aligned} \tag{1}$$

When these three phase voltages are applied to the AC machine it produces a rotating flux in the air gap of the AC machine. This rotating resultant flux can be represented as a single rotating voltage vector. The magnitude and angle of the rotating vector can be found by means of clark’s transformation as shown in figure-3. This gives the relationship between the abc reference frame to the stationary reference frame [18].




Figure-3 the relationship between abc reference frame to the stationary dq reference frame



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

$$f_{dqo} = K_s f_{abc} \quad [2]$$

Where

$$K_s = \frac{2}{3} \begin{bmatrix} 1 & -1/2 & -1/2 \\ 0 & -\sqrt{3}/2 & \sqrt{3}/2 \\ 1/2 & 1/2 & 1/2 \end{bmatrix}$$

$$f_{dqo} = [f_d \ f_q \ f_o]^T,$$

$$f_{abc} = [f_a \ f_b \ f_c]^T$$

and “f” denotes either a voltage or a current variable.

The relationship between the switching variable vector $[a \ b \ c]^T$ and the line-to-line voltage vector $[V_{ab} \ V_{bc} \ V_{ca}]^T$ is given by

$$\begin{bmatrix} V_{ab} \\ V_{bc} \\ V_{ca} \end{bmatrix} = V_{dc} \begin{bmatrix} 1 & -1 & 0 \\ 0 & 1 & -1 \\ -1 & 0 & 1 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} \quad [3]$$

Also the relationship between the switching variable vector $[a \ b \ c]^T$ and the phase voltage vector $[V_{an} \ V_{bn} \ V_{cn}]^T$ is given by

$$\begin{bmatrix} V_{an} \\ V_{bn} \\ V_{cn} \end{bmatrix} = \frac{V_{dc}}{3} \begin{bmatrix} 2 & -1 & -1 \\ -1 & 2 & -1 \\ -1 & -1 & 2 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} \quad [4]$$

By referring the figure-2 there are eight possible switching combinations of ON and OFF patterns for the three upper power switches. The ON and OFF states of the lower power devices are opposite to the upper one and so are easily determined once the states of the upper power switches are determined. According to equation-3 and 4, the eight switching vectors, output line to neutral voltage (phase voltage), and output line to line voltages in terms of DC link V_{dc} are given in the table-1. The figure-4 shows the eight inverter voltage vectors (V_0 to V_7).



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

Table-1 Switching vectors, Phase voltages and Output Line to Line voltages

Voltage vectors	Switching vectors			Line to neutral voltage			Line to line voltage		
	A	B	C	V_{an}	V_{bn}	V_{cn}	V_{ab}	V_{bc}	V_0
V_0	0	0	0	0	0	0	0	0	0
V_1	1	0	0	$2/3$	$-1/3$	$-1/3$	1	0	-1
V_2	1	1	0	$1/3$	$1/3$	$-2/3$	0	1	-1
V_3	0	1	0	$-1/3$	$2/3$	$-1/3$	-1	1	0
V_4	0	1	1	$-2/3$	$1/3$	$1/3$	-1	0	1
V_5	0	0	1	$-1/3$	$1/3$	$2/3$	0	-1	1
V_6	1	0	1	$1/3$	$-2/3$	$1/3$	1	-1	0
V_7	1	1	1	0	0	0	0	0	0

For 180° mode of operation, there exist six switching states and additionally two more states, which make all three switches of either upper arms or lower arms ON. To code these eight states in binary (one-zero representation), it is required to have three bits ($2^3 = 8$). And also, as always upper and lower switches are committed in complementary fashion, it is enough to represent the status of either upper or lower arm switches [18]. In the following discussion, status of the upper bridge switches will be represented and the lower switches will it's complementary. Let "1" denote the switch is ON and "0" denote the switch in OFF. Table-1 gives the details of different phase and line voltages for the eight states.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014




Figure-4 The eight inverter voltage vectors (V_0 to V_7)

As described in Figure-3. This transformation is equivalent to an orthogonal projection of $[a \ b \ c]^T$ onto the two-dimensional perpendicular to the vector $[1 \ 1 \ 1]^T$ (the equivalent d-q plane) in a three-dimensional coordinate system. As a result, six non-zero vectors and two zero vectors are possible. Six non-zero vectors (V_1 to V_6) shape the axes of a hexagonal as depicted in Figure-3, and supply power to the load. The angle between any adjacent two non-zero vectors is 60 degrees. Meanwhile, two zero vectors (V_0 and V_7) are at the origin and apply zero voltage to the load. The eight vectors are called the basic space vectors and are denoted by $(V_0, V_1, V_2, V_3, V_4, V_5, V_6, V_7)$. The same transformation can be applied to the desired output voltage to get the desired reference voltage vector, $\overline{V_{ref}}$ in the d-q plane. The objective of SVPWM technique is to approximate the reference voltage vector $\overline{V_{ref}}$ using the eight switching patterns. One simple method of approximation is to generate the average output of the inverter in a small period T to be the same as that of V_{ref} in the same period [6] [13]. The following figure-5 represents the identification of sectors by vector locations. This figure-5 represents all the eight vectors and sectors with 60° displacement with each other.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014




Figure-5 Basic switching vectors and sectors

III. VARIOUS STEPS INVOLVED IN SWITCHING TIME CALCULATION IN SVPWM

By referring the above introductory part of SVPWM principles, the SVPWM can be implemented in the following steps. The first step is to generate three phase waveforms V_a , V_b , V_c by referring the equation 1.

$$V_a = V_m \sin \omega t$$

$$V_b = V_m \sin(\omega t - 2\pi/3)$$

$$V_c = V_m \sin(\omega t - 4\pi/3)$$

Where $\omega = 2\pi f$ and $f = 50\text{Hz}$.

The second step is transforms abc parameters into dq parameters

$$\bar{V}_d = V_a \cos 0^\circ + V_b \cos 120^\circ + V_c \cos 240^\circ = V_a - \frac{V_b}{2} - \frac{V_c}{2}$$

$$\bar{V}_q = V_a \cos 270^\circ + V_b \cos 30^\circ + V_c \cos 150^\circ = 0 + \frac{\sqrt{3}V_b}{2} - \frac{\sqrt{3}V_c}{2}$$



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

$$\begin{bmatrix} \overline{V}_d \\ \overline{V}_q \end{bmatrix} = \frac{2}{3} \begin{bmatrix} 1 & -\frac{1}{2} & -\frac{1}{2} \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} \quad [5]$$

The third step is to calculate Vref magnitude and angle (α) values from equation 5.

$$\begin{aligned} \overline{V}_{ref} &= \overline{V}_d + j\overline{V}_q = \sqrt{(\overline{V}_d^2 + \overline{V}_q^2)} \\ \alpha &= \tan^{-1} \left(\frac{\overline{V}_q}{\overline{V}_d} \right) \end{aligned} \quad [6]$$

The fourth step is to identify the sector in which the reference voltage space vector is present. It is necessary to know in which sector the reference output lies in order to determine the switching time and sequence. The identification of the sector where the reference vector is located is straight forward. The phase voltage corresponding to eight switching states: six non-zero vectors and two zero vectors at the origin. Depending on the reference voltages, the angle of the reference vector can be determined the sector as per the table-2 [18].

Table-2 Sector Definition

Sector	Degrees
1	$0 < \alpha \leq 60^\circ$
2	$60^\circ < \alpha \leq 120^\circ$
3	$120^\circ < \alpha \leq 180^\circ$
4	$180^\circ < \alpha \leq 240^\circ$
5	$240^\circ < \alpha \leq 300^\circ$
6	$300^\circ < \alpha \leq 360^\circ$

The fifth step is switching time calculation: to determine the time duration of Ta, Tb and To. Consider the reference vector in sector 1 as shown in figure-6.

The volt-second product in sector-1 can be written as

$$\overline{V}_{ref} \times T_s = \overline{V}_1 \times T_1 + \overline{V}_2 \times T_2 + \overline{V}_0 \times T_0$$



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

Where

$$\begin{aligned}
 \vec{V}_{ref} &= |V_{ref}| \cos \alpha + j |V_{ref}| \sin \alpha \\
 \vec{V}_1 &= \frac{2}{3} V_{dc} + j(0), \\
 \vec{V}_0 &= 0, \\
 \vec{V}_2 &= \frac{2}{3} V_{dc} \cos\left(\frac{\pi}{3}\right) + j\left(\frac{2}{3}\right) V_{dc} \sin\left(\frac{\pi}{3}\right)
 \end{aligned} \tag{7}$$

The equation-7 can be written as

$$T_s |V_r| \begin{bmatrix} \cos \alpha \\ \sin \alpha \end{bmatrix} = T_1 \left(\frac{2}{3} V_{dc}\right) \begin{bmatrix} 1 \\ 0 \end{bmatrix} + T_2 \left(\frac{2}{3} V_{dc}\right) \begin{bmatrix} \cos \frac{\pi}{3} \\ \sin \frac{\pi}{3} \end{bmatrix} + 0 \times T_0 \tag{8}$$

From equation 8

$$\begin{aligned}
 T_s |V_r| \sin \alpha &= T_2 \left(\frac{2}{3} V_{dc}\right) \sin \frac{\pi}{3} \\
 T_2 &= \frac{|V_r|}{\frac{2}{3} V_{dc}} \bullet T_s \bullet \frac{\sin \alpha}{\sin \frac{\pi}{3}} \\
 \therefore T_2 &= T_s \bullet a \bullet \frac{\sin \alpha}{\sin \frac{\pi}{3}} \\
 \text{where, } a &= \frac{|V_r|}{\frac{2}{3} V_{dc}}
 \end{aligned} \tag{9}$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014




Figure-6 Vref position in sector-1

Substitute equation 9 in equation 8 we get a T1

$$T_1 = T_s \cdot a \cdot \left\{ \frac{\sin\left(\frac{\pi}{3} - \alpha\right)}{\sin\left(\frac{\pi}{3}\right)} \right\}$$

now, $T_0 = T_s - (T_a + T_b)$ [10]
because, $T_s = T_a + T_b + T_0$

Now generalizing the switching time calculation for entire 6 sectors, therefore

$$T_a = \frac{\sqrt{3}V_{ref} \cdot T_s}{V_{dc}} \cdot \sin\left\{\frac{n\pi}{3} - \alpha\right\}$$

$$T_b = \frac{\sqrt{3}V_{ref} \cdot T_s}{V_{dc}} \cdot \sin\left\{\alpha - \frac{(n-1)\pi}{3}\right\}$$

$$T_0 = T_s - T_a - T_b$$

[11]

Where $n=1, 2 \dots 6$ and $\alpha = 0$ to 60° . The figure-6 shows the reference vector as a combination of adjacent vectors at sector-1. The following table-3 gives the exact location of Vref and its Dwell time in each sector [18].

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

Table-3 Vref location and Dwell time

\vec{V}_{ref} Location:	$\theta = 0$	$0 < \theta < \frac{\pi}{6}$	$\theta = \frac{\pi}{6}$	$\frac{\pi}{6} < \theta < \frac{\pi}{3}$	$\theta = \frac{\pi}{3}$
Dwell Times:	$T_a > 0$ $T_b = 0$	$T_a > T_b$	$T_a = T_b$	$T_a < T_b$	$T_a = 0$ $T_b > 0$

The detailed circuit diagram for three phase two level voltage source inverter fed induction motor drive is given in figure-7. This circuit diagram is common for all the possible switching sequences.

IV. THE FIRST POSSIBLE SWITCHING SEQUENCE AND ITS SWITCHING TIME CALCULATIONS

With the space vectors, selected and the switching times or dwell times calculated, the next step is to arrange possible switching sequences. In general the switching sequence design for a given \vec{V}_{ref} is not unique, but it should satisfy the following two requirements for the minimization of the device switching frequency [13] [14].

- The transition from one switching state to the next involves only two switches in the same inverter leg, one being switched ON and other being switched OFF.
- The transition of \vec{V}_{ref} moving from one sector in the space vector diagram to the next requires no or minimum number of switches.




Figure-7 Three phase two level voltage source inverter fed induction motor drive

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

The figure-8 space vector diagram for two-level inverter shown below should satisfy the above two requirements. This space vector diagram is common to all the four possible switching sequences. Only changes in this space vector diagram are the various possibilities of reference vector rotation in each sectors.




Figure-8 Space vector diagram for 2-level inverter




Figure-8.1 Space vector diagram for two level inverter

The first possible switching sequence in each sector is like, starting with [000] switching sequence and also ends with [000] switching sequence. This will be shown in figure-8.1. The seven segments switching sequence and switching time calculation for each switch for each sector is shown in figure 9.1 to 9.6.

Figure 9.1 to 9.6 shows a typical seven segment switching sequence and inverter output waveforms for $\overline{V_{ref}}$ in each sectors.

Here $\overline{V_{ref}}$ is synthesized by $\overline{V_1}$, $\overline{V_2}$ & $\overline{V_0}$. The sampling period T_s is divided into seven segments for the selected vectors.

The following can be observed. The dwell time for the seven segments adds up to the sampling periods, $T_s = T_a + T_b + T_0$. The design requirement (a) is satisfied. For instance the transition from [000] to [100] is accomplished by turning S1 ON and S4 OFF, which involves only two switches. The redundant switching state **Error! Bookmark not defined.** are utilized to reduce the number of switching's per sampling period. For $T_0/4$ segment in the center of the sampling period, the switching state [111] is selected, whereas for the $T_0/4$ segments on both sides, the state [000] is used. Each of the switches in the inverter turns ON and OFF once per sampling period. The switching frequency f_{sw} of the devices are thus equal to the sampling frequency f_{sp} , ie) $f_{sw} = f_{sp} = 1/T_s$ [13] [14]. The performance parameters of the three phase two level inverters are measured and shown in the figure 16.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

SWITCH	METHOD-I								
	SECTOR-1								
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4	
	000	100	110	111	111	110	100	000	
S1	T0/2+Ta+Tb								
S3	T0/2+Tb								
S5	T0/2								
S4			T0/2						
S6	T0/2+Ta								
S2	T0/2+Ta+Tb								

Figure-9.1

SWITCH	METHOD-I								
	SECTOR-2								
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4	
	000	010	110	111	111	110	010	000	
S1	T0/2+Tb								
S3	T0/2+Ta+Tb								
S5	T0/2								
S4	T0/2+Ta								
S6	T0/2								
S2	T0/2+Ta+Tb								

Figure-9.2

SWITCH	METHOD-I								
	SECTOR-3								
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4	
	000	010	011	111	111	011	010	000	
S1	T0/2								
S3	T0/2+Ta+Tb								
S5	T0/2+Tb								
S4	T0/2+Ta+Tb								
S6	T0/2								
S2	T0/2+Ta								

Figure-9.3

SWITCH	METHOD-I								
	SECTOR-4								
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4	
	000	001	011	111	111	011	001	000	
S1	T0/2								
S3	T0/2+Tb								
S5	T0/2+Ta+Tb								
S4	T0/2+Ta+Tb								
S6	T0/2+Ta								
S2	T0/2								

Figure-9.4

SWITCH	METHOD-I								
	SECTOR-5								
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4	
	000	001	101	111	111	101	001	000	
S1	T0/2+Tb								
S3	T0/2								
S5	T0/2+Ta+Tb								
S4	T0/2+Ta								
S6	T0/2+Ta+Tb								
S2	T0/2								

Figure-9.5

SWITCH	METHOD-I								
	SECTOR-6								
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4	
	000	100	101	111	111	101	100	000	
S1	T0/2+Ta+Tb								
S3	T0/2								
S5	T0/2+Tb								
S4	T0/2								
S6	T0/2+Ta+Tb								
S2	T0/2+Ta								

Figure-9.6

Figure-9.1 to 9.6 shows seven segments switching sequences for \vec{V}_{ref} in sector 1 to 6.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

V. THE SECOND POSSIBLE SWITCHING SEQUENCE AND ITS SWITCHING TIME CALCULATIONS

The first possible switching sequence in each sector is like, starting with [111] switching sequence and also ends with [111] switching sequence. This will be shown in figure-10.




Figure-10 Space vector diagram for two level inverter

The seven segments switching sequence and switching time calculation for each switch for each sector is shown in figure 11.1 to 11.6. Figure 11.1 to 11.6 shows a typical seven segment switching sequence and inverter output waveforms for $\overline{V_{ref}}$ in each sectors. Here $\overline{V_{ref}}$ is synthesized by $\overline{V_1}, \overline{V_2}$ & $\overline{V_0}$. The sampling period T_s is divided into seven segments for the selected vectors. The following can be observed. The dwell time for the seven segments adds up to the sampling periods, $T_s = T_a + T_b + T_0$. The design requirement (a) is satisfied. For instance the transition from [111] to [110] is accomplished by turning S5 ON and S2 OFF, which involves only two switches [13] [14]. The redundant switching state **Error! Bookmark not defined.** are utilized to reduce the number of switching's per sampling period. For $T_0/4$ segment in the center of the sampling period, the switching state [000] is selected, whereas for the $T_0/4$ segments on both sides, the state [111] is used. Each of the switches in the inverter turns ON and OFF once per sampling period. The switching frequency f_{sw} of the devices are thus equal to the sampling frequency f_{sp} , ie $f_{sw} = f_{sp} = 1/T_s$ [13] [14]. The performance parameters of the three phase two level inverters are measured and shown in the figure 16.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

SWITCH	METHOD-II							
	SECTOR-1							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	110	100	000	000	100	110	111
S1	T0/2+Ta+Tb							
S3	T0/2+Ta							
S5	T0/2							
S4	T0/2							
S6	T0/2+Tb							
S2	T0/2+Ta+Tb							

Figure-11.1

SWITCH	METHOD-II							
	SECTOR-2							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	110	010	000	000	010	110	111
S1	T0/2+Ta							
S3	T0/2+Ta+Tb							
S5	T0/2							
S4	T0/2+Tb							
S6	T0/2							
S2	T0/2+Ta+Tb							

Figure-11.2

SWITCH	METHOD-II							
	SECTOR-3							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	011	010	000	000	010	011	111
S1	T0/2							
S3	T0/2+Ta+Tb							
S5	T0/2+Ta							
S4	T0/2+Ta+Tb							
S6	T0/2							
S2	T0/2+Tb							

Figure-11.3

SWITCH	METHOD-II							
	SECTOR-4							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	011	001	000	000	001	011	111
S1	T0/2							
S3	T0/2+Ta							
S5	T0/2+Ta+Tb							
S4	T0/2+Ta+Tb							
S6	T0/2+Tb							
S2	T0/2							

Figure-11.4

SWITCH	METHOD-II							
	SECTOR-5							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	101	001	000	000	001	101	111
S1	T0/2+Ta							
S3	T0/2							
S5	T0/2+Ta+Tb							
S4	T0/2+Tb							
S6	T0/2+Ta+Tb							
S2	T0/2							

Figure-11.5

SWITCH	METHOD-II							
	SECTOR-6							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	101	100	000	000	100	101	111
S1	T0/2+Ta+Tb							
S3	T0/2							
S5	T0/2+Ta							
S4	T0/2							
S6	T0/2+Ta+Tb							
S2	T0/2+Tb							

Figure-11.6

Figure-11.1 to 11.6 shows seven segments switching sequences for \vec{V}_{ref} in sector 1 to 6.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

VI. THE THIRD POSSIBLE SWITCHING SEQUENCE AND ITS SWITCHING TIME CALCULATIONS

The third possible switching sequence in each sector is like, starting with [000,111] switching sequence and also ends with [000,111] switching sequence. This will be shown in figure-12.




Figure-12 Space vector diagram for two level inverter

The seven segments switching sequence and switching time calculation for each switch for each sector is shown in figure 13.1 to 13.6. Figure 13.1 to 13.6 shows a typical seven segment switching sequence and inverter output waveforms for \vec{V}_{ref} in each sectors. Here \vec{V}_{ref} is synthesized by \vec{V}_1, \vec{V}_2 & \vec{V}_0 . The sampling period T_s is divided into seven segments for the selected vectors. The following can be observed.

SWITCH	METHOD-III							
	SECTOR-1							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	000	100	110	111	111	110	100	000
S1	T0/2+Ta+Tb							
S3	T0/2+Tb							
S5	T0/2							
S4	T0/2							
S6	T0/2+Ta							
S2	T0/2+Ta+Tb							

Figure-13.1

SWITCH	METHOD-III							
	SECTOR-2							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	110	010	000	000	010	110	111
S1	T0/2+Ta							
S3	T0/2+Ta+Tb							
S5	T0/2							
S4	T0/2+Tb							
S6	T0/2							
S2	T0/2+Ta+Tb							

Figure-13.2



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

SWITCH	METHOD-III							
	SECTOR-3							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	000	010	011	111	111	011	010	000
S1				T0/2				
S3		T0/2+Ta+Tb						
S5			T0/2+Tb					
S4				T0/2+Ta+Tb				
S6				T0/2				
S2				T0/2+Ta				

Figure-13.3

SWITCH	METHOD-III							
	SECTOR-4							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	011	001	000	000	001	011	111
S1				T0/2				
S3				T0/2+Ta				
S5				T0/2+Ta+Tb				
S4				T0/2+Ta+Tb				
S6				T0/2+Tb				
S2				T0/2				

Figure-13.4

SWITCH	METHOD-III							
	SECTOR-5							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	000	001	101	111	111	101	001	000
S1			T0/2+Tb					
S3				T0/2				
S5		T0/2+Ta+Tb						
S4				T0/2+Ta				
S6				T0/2+Ta+Tb				
S2				T0/2				

Figure-13.5

SWITCH	METHOD-III							
	SECTOR-6							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	101	100	000	000	100	101	111
S1				T0/2+Ta+Tb				
S3				T0/2				
S5				T0/2+Ta				
S4				T0/2				
S6				T0/2+Ta+Tb				
S2				T0/2+Tb				

Figure-13.6

Figure-13.1 to 13.6 shows seven segments switching sequences for $\overline{V_{ref}}$ in sector 1 to 6.

The dwell time for the seven segments adds up to the sampling periods, $T_s = T_a + T_b + T_0$. The design requirement (a) is satisfied. For instance the transition from [000,111] to [100,110] is accomplished by turning S1 ON and S5 OFF, which involves only two switches. The redundant switching state **Error! Bookmark not defined.** are utilized to reduce the number of switching's per sampling period. For T0/4 segment in the center of the sampling period, the switching states [000, 111] are selected, whereas for the T0/4 segments on both sides, the states [111,000] are used. Each of the switches in the inverter turns ON and OFF once per sampling period. The switching frequency f_{sw} of the devices are thus equal to the sampling frequency f_{sp} , ie) $f_{sw} = f_{sp} = 1/T_s$ [13] [14].The performance parameters of the three phase two level inverters are measured and shown in the figure 16.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

VII. THE FOURTH POSSIBLE SWITCHING SEQUENCE AND ITS SWITCHING TIME CALCULATIONS

The fourth possible switching sequence in each sector is like, starting with [111,000] switching sequence and also ends with [111,000] switching sequence. This will be shown in figure-14. The seven segments switching sequence and switching time calculation for each switch for each sector is shown in figure 15.1 to 15.6. Figure 15.1 to 15.6 shows a typical seven segment switching sequence and inverter output waveforms for \vec{V}_{ref} in each sectors. Here \vec{V}_{ref} is synthesized by \vec{V}_1, \vec{V}_2 & \vec{V}_0 . The sampling period T_s is divided into seven segments for the selected vectors. The following can be observed.




Figure-14 Space vector diagram for two level inverter

The dwell time for the seven segments adds up to the sampling periods, $T_s = T_a + T_b + T_0$. The design requirement (a) is satisfied. For instance the transition from [111,000] to [110,011] is accomplished by turning S1 ON and S5 OFF, which involves only two switches. The redundant switching state **Error! Bookmark not defined.** are utilized to reduce the number of switching's per sampling period. For $T_0/4$ segment in the center of the sampling period, the switching states [000, 111] are selected, whereas for the $T_0/4$ segments on both sides, the states [111,000] are used. Each of the switches in the inverter turns ON and OFF once per sampling period. The switching frequency f_{sw} of the devices are thus equal to the sampling frequency f_{sp} , ie) $f_{sw} = f_{sp} = 1/T_s$ [13] [14]. The performance parameters of the three phase two level inverters are measured and shown in the figure 16.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

SWITCH	METHOD-IV							
	SECTOR-1							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	110	100	000	000	100	110	111
S1	T0/2+Ta+Tb							
S3	T0/2+Ta							
S5	T0/2							
S4	T0/2							
S6	T0/2+Tb							
S2	T0/2+Ta+Tb							

Figure-15.1

SWITCH	METHOD-IV							
	SECTOR-2							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	000	010	110	111	111	110	010	000
S1	T0/2+Tb							
S3	T0/2+Ta+Tb							
S5	T0/2							
S4	T0/2+Ta							
S6	T0/2							
S2	T0/2+Ta+Tb							

Figure-15.2

SWITCH	METHOD-IV							
	SECTOR-3							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	011	010	000	000	010	011	111
S1	T0/2							
S3	T0/2+Ta+Tb							
S5	T0/2+Ta							
S4	T0/2+Ta+Tb							
S6	T0/2							
S2	T0/2+Tb							

Figure-15.3

SWITCH	METHOD-IV							
	SECTOR-4							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	000	001	011	111	111	011	001	000
S1	T0/2							
S3	T0/2+Tb							
S5	T0/2+Ta+Tb							
S4	T0/2+Ta+Tb							
S6	T0/2+Ta							
S2	T0/2							

Figure-15.4

SWITCH	METHOD-IV							
	SECTOR-5							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	111	101	001	000	000	001	101	111
S1	T0/2+Ta							
S3	T0/2							
S5	T0/2+Ta+Tb							
S4	T0/2+Tb							
S6	T0/2+Ta+Tb							
S2	T0/2							

Figure-15.5

SWITCH	METHOD-IV							
	SECTOR-6							
	T0/4	Ta/2	Tb/2	T0/4	T0/4	Tb/2	Ta/2	T0/4
	000	100	101	111	111	101	100	000
S1	T0/2+Ta+Tb							
S3	T0/2							
S5	T0/2+Tb							
S4	T0/2							
S6	T0/2+Ta+Tb							
S2	T0/2+Ta							

Figure-15.6

Figure-15.1 to 15.6 shows seven segments switching sequences for \vec{V}_{ref} in sector 1 to 6.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

VIII. COMPARATIVE RESULTS OF ALL FOUR POSSIBLE SWITCHING SEQUENCES

The main aim of any modulation technique is to obtain variable output having maximum fundamental component with minimum harmonics. The objective of SVPWM technique is to enhance the fundamental output voltage and the reduction of harmonic content in three phase voltage source inverter. In this paper having different possibilities of switching schemes present in two level SVPWM are compared in terms of THD. The Simulink model has been developed for SVPWM modulated two level three phase voltage source inverter. The simulation work is carried in MATLAB/SIMULINK.

The simulation parameters used are; AC input voltage = 440V, fundamental frequency = 50Hz, ODE solver = ode45 (Dormand-Prince), switching frequency = 12 kHz, modulation index = 0.87, Rated power = 3HP, Type of motor = Three phase squirrel cage induction motor, Discrete solver model = forward Euler, Reference frame = Stationary, Stator resistance = 0.4355Ω , Stator inductance = 4mH, Rotor resistance = 0.816Ω , Rotor inductance = 2mH, filter = second order filters. The results for three phase voltage source inverter fed induction motor drive for all the possible switching combinations are given below.




Figure-16.1 Line voltage in Volts




Figure-16.2 Line voltage THD




Figure-16.3 Stator current in Amperes




Figure-16.4 Rotor current in Amperes

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014




Figure-16.5 Rotor speed in rpm




Figure-16.6 Electromagnetic torque in N-m

Figure-16 The performance parameters of three phase voltage source inverter fed induction motor drive

The performance of two level SVPWM modulated three phase VSI is analyzed by considering parameters. The comparative statements of each parameter are given below.

Table-4 Comparative results statement of all four possible switching sequences

Sl.No	Performance Parameters	Method-I	Method-II	Method-III	Method-IV
1	Line voltage	600V	600V	600V	600V
2	Stator current	15A	15A	15A	15A
3	Rotor current	1.1A	1.1A	1.1A	1.1A
4	Speed in rpm	1408	1410	1409	1409
5	Electromagnetic torque in N-m	11.9	11.9	11.9	11.9
6	Line voltage THD	0.02% (622)	0.02% (622)	0.02% (622)	0.02% (622)



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

From the comparative result we can conclude like, there is no changes in the performance of three phase VSI fed induction motor drive. We can use any switching sequence for control the speed of three phase VSI fed induction motor drive. The results show clearly all the performance parameters are having the same values in each method of switching sequences.

IX. SVPWM TECHNIQUE FOR Z-SOURCE AND T-SOURCE INVERTERS

All the above section represents the basic concepts recording SVPWM, the various switching sequence in SVPWM and the performance of 2-level three phase voltage source inverter fed induction motor drive. The same concepts can be represented in the Z - Source inverter (ZSI) and T-Source inverter (TSI) also. The procedure for switching sequence in ZSI and TSI are same as three phase voltage source inverter except the introduction of a shoot though zero state in ZSI. The following subsequent paper should explain these concepts in details.

X. CONCLUSION

The SVPWM technique can only be applied to a three-phase inverter and it increases the overall system efficiency. The SVPWM is used for controlling the switching of the machine side converter. Advantages of this method include a higher modulation index, lower switching losses, and less harmonic distortion compared to SPWM. Therefore SVPWM research has been widespread in recent years, making it one of the most popular methods for three-phase inverters because it has a higher fundamental voltage output than SPWM for the same DC bus voltage. The SVPWM is significantly better than SPWM by approximately 15.5%. However, the SVPWM technique is complex in implementation, especially in the over-modulation region. But SVPWM technique has become the most popular and important PWM technique for three phases VSI for the control of AC induction. This paper has provided a thorough review of the each technique with a special focus on the operation of SVPWM in all the four possible switching sequences. In this paper, Simulink models for all four switching sequences has been developed and tested in the MATLAB/SIMULINK environment. This paper discusses the advantages and drawbacks of each switching sequence and their simulation results are compared and analyzed by plotting the output harmonic spectra of various output voltages and computing their total harmonic distortions (THD). As seen from the simulation results the DC bus utilization will be same for all the four possible switching sequences, but the THD will be varied for every switching sequence. From the simulation results we can come to the conclusion like, there is no changes in the performance of three phase VSI fed induction motor drive. We can use any switching sequence for control the speed of three phase VSI fed induction motor drive. The results show clearly all the performance parameters are having the same values in each method of switching sequences. In the future researches there are some possibilities are available for implementing the same switching sequence in three phase ZSI and TSI. Definitely the performance of ZSI and TSI will be varied with respect to its different switching sequences.

REFERENCES

- [1] J. Holtz, "Pulse Width Modulation – A Survey", IEEE Transaction on Industrial Electronics., Vol. 39, no. 5, Dec. 1992, pp. 410-420.
- [2] Granado, J., Harley, R.G., Giana, G., "Understanding and Designing a Space Vector Pulse-Width-Modulator to Control a Three Phase Inverter", Transaction Of the SAIEEE (1989), Vol.80, Sept.1989, pp. 29-37.
- [3] Holtz, J. (1994). "Pulse Width Modulation for Electronic Power Conversion", Proceedings of the IEEE, Vol.82, No.8, pp. 1194-1214.
- [4] Holms, D.G. (1996). "The Significance of Zero Space Vector Placements for Carrier-Based PWM Schemes", IEEE Transactions on Industry Applications, Vol. 32, No. 5, pp. 1122-1129.
- [5] Zhai, L. and Li, H. (2008) "Modeling and Simulation of SVPWM Control System of Induction Motor in Electric Vehicle", IEEE International Conferences on Automation and Logistics, pp. 2026-2030.
- [6] Bose, B. K, 2002, "Modern Power Electronics and AC Drives", Prentice Hall PTR, New Jersey.
- [7] J. H. Seo, C. H. Choi, and D.S. Hyun, "A new simplified space-vector pwm method for three-level inverters," IEEE Transaction on Power Electronics, vol. 16, no. 4, pp. 545-550, Jul. 2001.
- [8] T. Bruckner and D. G. Holmes, "Optimal pulse-width modulation for three-level inverters," IEEE Transaction on Power Electronics, vol. 1, no. 20, pp. 82-89, Jan. 2005.
- [9] O. Ogasawara, H. Akagi, and A. Nabae, "A Novel PWM Scheme of Voltage Source Inverters Based on Space Vector Theory," EPE Europ. Conference in Power Electronics and Applications, Aachen, 1989, pp-1197-1202.



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

- [10] G. S. Buja and G. B. Indri, “ *Optimal Pulse width Modulation for Feeding AC Motors*”, IEEE Transaction on Industrial Applications, Vol. IA-13, No. 1, Jan. /Feb. 1977, pp. 38-44.
- [11] A. Nabae, S. Ogasawara and H. Akagi, “*A Novel Control Scheme for PWM Controlled Inverters*”, IEEE Industrial Applications Society Annual Meeting, Toronto, 1985, pp. 473-478.
- [12] K. Vinothkumar et.al, “*Simulation and Comparison of SPWM and SVPWM Control for Three Phase Inverter*”, ARPJ Journal of Engineering and Applied Sciences, Vol. 5, No. 7, July-2010.
- [13] D. G. Holmes and T. A. Lipo. 2003. “*Pulse Width Modulation for Power Converters: Principles and Practice*”. New Jersey: IEEE Press, Wiley Publications, New York, USA.
- [14] Bin Wu “*High-Power Converters and AC Drives*”, IEEE Press, Wiley-Interscience. pp. 95-117.
- [15] Zhou, K., and Wang, D. “*Relationship between space-vector modulation and three-phase carrier-based PWM: A comprehensive analysis*”, IEEE Trans. Industrial Electronics., 2002, 49-1, pp. 186-196.
- [16] N. Mohan, T. R. Undeland, W. P. Robbins, “*Power Electronic Converters, Applications, and Design*”, John Wiley & Sons, Inc. Media Enhanced Third Edition.
- [17] Phuong Hue Tran, “*Matlab/Simulink implementation and analysis of three pulse-width-modulation (PWM) techniques*”, Master of Science in Electrical Engineering, Boise State University, May 2012.
- [18] Jin-Woo Jung, “*Space Vector PWM Inverter*”, Ph.D., Thesis, Department of Electrical and Computer Engineering, The Ohio State University, Feb.20, 2005.
- [19] Muhammad H. Rashid, “*Power Electronics Handbook*”, Academic Press Series in Engineering.