Research Article Open Access

Delay Locked Loop Using Glitch Free Nand- Based DCDL

Abstract

A delay locked loop (DLL) is used to synchronize the external and internal clock. This is used to reduce the clock-deskew problem. The main block in DLL is delay line. Digitally controlled delay lines (DCDL) exhibits a glitching problem. This glitching problem is reduced by using NAND-Based DCDL. Sense amplifier based driving circuit is used to control the control bits in DCDL. The proposed DCDL is adopted in the DLL in order to reduce the power and delay time.

S.Kokilamani, K.R.Nimisha

To read the full article Download Full Article | Visit Full Article