Research Article Open Access

Design and Implementation Boundary Scan Register for Trace and Debug of Controller

Abstract

The paper aims about the trace and debug of any N-bit controller using a JTAG, here controller core is traced using a interfacing device known as JTAG (Joint Test Action Group). JTAG is an advanced DFT Technique for the purpose of testing an ASIC, as such there are various technique for this purpose, but JTAG is chosen for its unique feature of in built state machine which can used for the purpose of both interfacing and display unit with a device as well as a testing device.

Mr. Manjunath T.N, Sunil T.D, Dr. M. Z Kurian, Imran Rasheed

To read the full article Download Full Article | Visit Full Article